P-15: A 3 inch Active Matrix for Color Sequential- Liquid Crystal Display (CS-LCD) Based on Metal Induced Continuous Zonal Domain (CZD) Polycrystalline Silicon Technology

Shuyun Zhao¹, Zhiguo Meng¹,², Yuetwing Li¹, Man Wong¹ and Hoi Sing Kwok ¹*
¹Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong
²Inst. Of Opto-electronics, School of Information, Nankai University, Tianjin 300071, PR China

ABSTRACT
Color-sequential liquid crystal display (CS-LCD) can be realized without color filter but using a field sequential LED backlight, which enables a high efficiency of backlight and low power consumption. In this paper, the fast addressing active matrix for CS-LCD is designed and fabricated with the technology of metal induced continuous zonal domain (CZD) polycrystalline silicon thin film transistors (TFTs). This panel provides fast addressing characteristics and large aperture ratio. Assembled with fast liquid crystal technology, high color purity and clear moving image can be obtained.

1. Introduction
Flat-panel display is the dominating segment of the display industry with rapid development. [1] TFT-LCD technology has a wide range of applications, from consumer products such as notebook PCs and TVs, to office products such as desktop computers monitors and PDAs. [2] Liquid-crystal display (LCD) is presently the dominant FPD technology because of its portability, low power consumption and mature manufacturing practice. High resolution, high optical efficiency, high color purity, and low cost are becoming the critical factors for LCD displays, especially for portable applications. [3]

Color representation in a conventional liquid crystal display (LCD) with color filter is realized by a combination of liquid crystal cells, micro color filters (CF) on each pixel, and a white backlight. Here, a pixel is consist of 3 sub-pixels in R, G and B, [4] as shown in Figure.1(a). 70-80% of the backlight are absorbed by the CF.[5] So in conventional LCD with CF, the efficiency of the backlight is only <10%.

A color sequential LCD reproduces R,G and B colors in a pixel in a time sequence using synchronously pulsed colored LED backlights and a liquid crystal cell without micro color filters. [6] The pixel structure is shown in Figure.1(b). This method can produce brightness display since there is no the color-filter which absorbs more than half of the backlight. The number of pixels of the color sequential display is only one third of that of a display with CF. As a result, a color sequential LCD is expected to have a higher aperture ratio (AR) than a color filter display with the same resolution, or it can realize three times higher resolution using the same technology.[7]

Figure 1. The schematic of cross section for traditional Color filter LCD (a) and color sequential LCD (b). Layout of the traditional Color filter LCD (c) and color sequential LCD (d) for a pixel.

The fast LCD, the programmable LCD backlight and the active matrix (AM) panel with fast addressing TFT and high aperture ratio are indispensable to fabricate CS-LCD. In this paper, we will work on the AM panel with fast addressing TFT and high aperture ratio.

2. The principle of CS-LCD
The working principle of a color-sequential LCD is by using a field sequential LED backlight. Color mixing can be achieved by controlling the on and off of the LCD when different color LED is flashing. For example, if we want to have red color, the LCD is in the off state when the red LED backlight is on and the LCD is in the on state when the green and blue LED backlight is off. By controlling the gray-level of LCD, full color display can be obtained.
As a compensation for reduction of two thirds of pixels, each pixel of the color sequential LCD should be driven three times as fast as a conventional LCD, assuming the same frame rate. The principle of the driving for CS-LCD is shown in Figure 2(b). For a QVGA display with 60Hz frame rate, one frame can have a duration of approximately 16.5ms, which contains 3 sub-frames. The time limit for each sub-frame is only 5.5ms. The minimum response time of LCD needs 2ms and the minimum LED illumination needs about 2ms. Therefore, only around 1.5ms is left for data loading, as shown in Figure 2(b). For a color-filter LCD with the same resolution, the frame time is also around 16.5ms. The data loading, LCD response and LED illumination occurs at same time, as shown in Figure 2(a). That means the loading time for CS-LCD is ten times of that for color filter LCD assuming the same resolution.

3. Design of the pixel TFT

First we analyze what is required of the pixel TFT in AM CS-LCD. With \( V_D \) representing the voltage on the data line, the voltage level on the pixel as a function of time \( t \) is approximately described by the following equations:

\[
V_{\text{write}} = V_D (1 - e^{-t/\tau_{\text{on}}}) \quad \text{and} \quad \tau_{\text{on}} = R_{\text{on}} C_s
\]

\[
V_{\text{hold}} = V_D e^{-t/\tau_{\text{off}}} \quad \text{and} \quad \tau_{\text{off}} = R_{\text{off}} C_s
\]

\( R_{\text{on}} \) and \( R_{\text{off}} \) are the resistance of the pixel TFT in the “on” and “off” states, respectively. \( V_{\text{write}} \) and \( V_{\text{hold}} \) are the voltage on the pixel electrode at charging process and holding process. When writing images to the LC, it requires

\[
V_{\text{signal}} > 0.99 V_D \Rightarrow T_{\text{writing}} > 4.6 \tau_{\text{on}} \quad \text{(3)}
\]

In the images holding process, it requires

\[
V_{\text{signal}} > 0.95 V_D \Rightarrow T_{\text{holding}} > 19.5 \tau_{\text{off}} \quad \text{(4)}
\]

So,

\[
\tau_{\text{on}} < T_{\text{writing}} / 4.6 \Rightarrow R_{\text{on}} > T_{\text{writing}} / 4.6 C_s \quad \text{(5)}
\]

\[
\tau_{\text{off}} > 19.5 T_{\text{holding}} \Rightarrow R_{\text{off}} > 19.5 T_{\text{holding}} / C_s \quad \text{(6)}
\]

\( V_{\text{signal}} \) is the image voltage on the pixel electrode, \( T_{\text{writing}} \) is the time of writing the image and \( T_{\text{holding}} \) is the time of holding the image, this is a typical frame period in display standard. In AM CS-LCD display \( C_s \) is ~ 1.0pF in the present design. As mentioned before, the time limit for each sub-frame is only 5.5ms. So the holing time is 5.5ms, the \( R_{\text{off}} \) should be

\[
R_{\text{off}} > 19.5 T_{\text{holding}} / C_s = 1.07 \times 10^{13} \Omega.
\]

The color sequential LCD should be driven three times as fast as a conventional LCD at the same frame rate. The writing time is only about 1.5ms, so it requires much smaller \( R_{\text{on}} \) than the conventional LCD. For the address TFT, it works in the linear region, the drain current \( (I_d) \) is given by

\[
I_d = \mu_{\text{FE}} \frac{\varepsilon_0 \varepsilon}{t_{\text{ox}}} \frac{W}{L} (V_{gs} - V_T) \times V_D \quad \text{(7)}
\]

\[
\Rightarrow R_{\text{on}} = V_D \frac{t_{\text{ox}}}{I_d} = \frac{t_{\text{ox}}}{\mu_{\text{FE}} \varepsilon_0 \varepsilon W (V_{gs} - V_T)} \quad \text{(8)}
\]

where \( \mu_{\text{FE}} \) is the field-effect mobility, \( \varepsilon_0 \varepsilon \) is the dielectric constant of gate oxide, \( W \) and \( L \) are the respective width and length of the TFT, \( V_{gs} \) is the applied gate to source voltage and \( V_T \) is the threshold voltage. Combine with the equation (5), the ratio of width to length \( (W/L) \) of TFT can be written as

\[
\frac{W}{L} > \frac{4.6 \times C_s}{\mu_{\text{FE}} \varepsilon_0 \varepsilon (V_{gs} - V_T) \times T_{\text{writing}}} \quad \text{(9)}
\]

Here, we assume at “on” state, the \( V_{gs} \) of the TFT is 15V and \( C_s = 1.0 \text{pF} \). With the parameters of the a-Si:H TFT and Poly-Si TFT listed in table , the required ratio of channel
width (W) to length (L) of the TFT can be derived with equation (9), as listed in table. For a QVGA display with 60Hz frame rate, the writing time is 6µs for every pixel. The ratio of W/L of a-Si:H TFT requires at least 9.3. At the same time, the ratio of W/L of Poly-Si TFT requires only 0.1. That means for the 5µm process, the width of the TFT channel is 50µm for a-Si:H TFT and only 0.5 For poly-Si TFT. For higher resolution display, the writing time decreases, so the TFT with larger W/L ratio is required. Taking SXGA display for example, the limited writing time is only 1.4µs. The channel width of a-Si:H TFT requires at least 200µm based on 5µm process that is totally impossible. Compared to a-Si:H TFT, higher aperture ratio (AR) can be reached using poly-Si TFT due to the higher field effect mobility.

Table I : Typical parameters of Poly-Si TFT and a-Si:H TFT

<table>
<thead>
<tr>
<th>Resolution</th>
<th>Rows (lines)</th>
<th>( \mu_{\text{Max}} ) ( cm²/V.s)</th>
<th>( \mu_{\text{Work point}} ) ( cm²/V.s)</th>
<th>Insulator</th>
<th>( T_{\text{ox}} ) ( nm)</th>
<th>( \varepsilon )</th>
</tr>
</thead>
<tbody>
<tr>
<td>a-Si:H TFT</td>
<td>0.8</td>
<td>0.4</td>
<td>SiNx</td>
<td>300</td>
<td>7.0</td>
<td></td>
</tr>
<tr>
<td>Poly-Si TFT</td>
<td>60</td>
<td>30</td>
<td>LTO</td>
<td>120</td>
<td>4.0</td>
<td></td>
</tr>
</tbody>
</table>

Here, assuming the pixel size is fixed at 200µm×200µm, the width of both scan line and data line is 12µm. The smallest space at same layer is 5µm. The channel width of a-Si:H TFT requires at least 200µm based on 5µm process that is totally impossible. Compared to a-Si:H TFT, higher aperture ratio (AR) can be reached using poly-Si TFT due to the higher field effect mobility.

Table II. The ratio of width to length of addressing TFT

<table>
<thead>
<tr>
<th>Resolution</th>
<th>Rows (lines)</th>
<th>( T_{\text{writing}} ) (µs)</th>
<th>W/L (a-Si:H TFT)</th>
<th>W/L (P-Si TFT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>QVGA</td>
<td>240</td>
<td>6.0</td>
<td>9.3</td>
<td>0.1</td>
</tr>
<tr>
<td>VGA</td>
<td>480</td>
<td>3.0</td>
<td>18.6</td>
<td>0.2</td>
</tr>
<tr>
<td>XGA</td>
<td>768</td>
<td>1.8</td>
<td>3.1</td>
<td>0.4</td>
</tr>
<tr>
<td>SXGA</td>
<td>1024</td>
<td>1.4</td>
<td>39.9</td>
<td>0.5</td>
</tr>
</tbody>
</table>

4. Fabrication for Active Matrix

Basing on the above design, the panel fabrication started with the deposition of 300nm silicon oxide using plasma enhanced chemical vapor deposition (PECVD) on Eagle 2000 glass substrate. After annealing at 590 °C for 4 hours, the a-Si:H was fully crystallized to continuous zonal domain (CZD) polycrystalline silicon[8]. These CZD poly-Si films were patterned into active islands by wet etching with Freckle etchant. 50nm low temperature oxide (LTO) was subsequently deposited by LPCVD at 425 °C as the gate insulator after the native oxide was removed by 1% HF. Following defining gate electrodes and the scan line, boron at a dose of 4×10^{15}/cm² was implanted into the source and drain. A 500nm PECVD oxide as isolation layer was deposited and contact holes were opened on the gate electrode. Subsequently, 700nm aluminum-1%Si was sputtered and patterned to form the inter-connections. Contact sintering was then performed in forming gas at 420 °C for 30mins and the dopants were activated at the same time. The pixel electrode indium thin oxide (ITO) was patterned by lift-off process. Finally the black matrix was defined to reduce the reflection of Al electrode. The panel was ready for LCD integration.

Electrical characteristics of CZD poly-Si TFTs were measured with HP4156 semiconductor parameter analyzer. Transfer characteristic curves and their field effect mobility (\( \mu_{\text{FE}} \)) of TFTs are shown in Figure 4. The threshold voltage (\( V_{\text{th}} \)) is defined as the \( V_{g} \) required to induce an \( I_{d} \) of W/L×10^{-7} A at \( V_{ds} = -5 \) V. The field-effect mobility (\( \mu_{\text{FE}} \)) at low drain voltage is given by

\[
\mu_{\text{FE}} = \frac{L g_{m}}{W C_{ox} \ V_{ds}}
\]

Where \( W \) and \( L \) are the effective channel width and length, \( g_{m} \) is the transconductance, \( C_{ox} \) is the gate insulator capacitance per unit area, \( V_{ds} \) is the voltage between drain and source. The reported field-effect mobility is the maximum value measured. The p-channel CZD poly-Si TFTs exhibited a maximum field effect mobility (\( \mu_{\text{FE}} \)) of 65.21cm²/V·s, a subthreshold swing (S) of 0.56V/dec and a threshold voltage (\( V_{th} \)) of -3.6V. The on state current and off state current of the TFTs are 7.36×10^{-4}A and 4.1×10^{-11} A respectively. The ratio of on-state to off-state drain current is 2.6×10³.
Figure 5 shows the representative image from the 3-inch QVGA active matrix CS-LCD.

4. CONCLUSION

3 inch QVGA Active Matrix for CS-LCD was designed. It was fabricated using the technology of metal induced continuous zonal domain (CZD) polycrystalline silicon thin film transistors (TFTs). The display realizes good colors and fluent video display.

5. ACKNOWLEDGEMENT

This work was supported by Hong Kong Innovations and Technology Commission and a grant from the China’s NSFC Key Project (Grant No. 60437030), the Flat-Panel Display Special Project of China 863 Plan (Project No. 2004AA303570), Thank Cathy Li and Yuet wing Li for offering the LC cell and thank Hoi Chun Chan for driving the panel.

6. REFERENCES