Metal-Induced Continuous Zonal Domain (CZD) Polycrystalline Silicon Thin-Film Transistors and Its Application on Field Sequential Color Liquid Crystal Display

Shuyun Zhao, Zhiguo Meng, Man Wong, Senior Member, IEEE, and Hoi-Sing Kwok, Fellow, IEEE

Abstract—Metal induced polycrystalline silicon (poly-Si) films composing of continuous zonal domain (CZD) have been obtained through pre-defined crystalline nucleation lines (CNL). The crystallization process is precisely controllable and repeatable. P-channel thin-film transistors (TFTs) built on CZD poly-Si present high performance and high uniformity. Based on this CZD poly-Si TFT technology, which provides fast addressing characteristics and a large aperture ratio, together with a fast liquid crystal mode, a field sequential color liquid crystal display (FSC-LCD) prototype is designed and fabricated successfully. Excellent color purity and fast moving image can be obtained.

Index Terms—Active matrix LCD, field sequential color (FSC), metal-induced crystallization, polycrystalline silicon (poly-Si) thin-film transistor (poly-Si TFT).

I. INTRODUCTION

Thin-film transistors (TFTs) are essential for high resolution flat-panel displays [1], [2]. Liquid crystal displays (LCDs) are dominant among all the flat panel technologies. TFT-LCD technology has a wide range of applications, ranging from small consumer products such as cell phones, digital still cameras to larger displays such as desktop computer monitors and televisions [3]. TFT LCD has a huge mature manufacturing base [4]. High optical efficiency, and low cost are becoming the critical factors for LCD displays, especially for portable applications [5], [6].

For color filter (CF) based LCD, red, green and blue (RGB) sub-pixels are needed as shown in Fig. 1(a). In this arrangement, high optical efficiency and high color purity cannot co-exist [7], [8]. High color purity often needs thicker CF and hence poorer optical transparency [9], [10]. Even if color purity is compromised, CF-based display still suffers from poor optical efficiency. Even in the best case, less than 10% of the backlight can be utilized.

A field sequential color (FSC) LCD reproduces R, G, and B colors in a single pixel in a time sequential manner using synchronously pulsed colored light-emitting diodes (LED) backlights [11], [12]. The pixel structure is shown in Fig. 1(b). This method can produce a bright display with good optical efficiency since there is no CF to absorb the backlight. Moreover number of pixels of the FSC display is only one third of that of a CF display. As a result, a FSC-LCD is expected to have a higher aperture ratio (AR) than a CF display with the same resolution, thus making the optical efficiency even higher. Alternatively the same aperture ratio can be used with three times higher resolution using the same technology [13], [14].

Thus FSC-LCD is an important green technology. An important issue of FSC-LCD is color breakup artifact. To avoid color breakup, a higher frame rate such as 90 Hz instead of 60 Hz is needed. Thus the sub-frame rate is 270 Hz with a frame period of only 3.7 ms. Thus to realize FSC, a fast LCD mode together with fast electronic addressing of the TFT panel are needed. It is believed that polycrystalline silicon (poly-Si) TFT with much higher mobility is needed for fast data loading on the TFT panel. The detailed calculation results will be shown in Section II.
II. DESIGN OF THE ACTIVE MATRIX ARRAY

A. The Principle of FSC-LCD

The working principle of a field sequential color LCD is to display the red, green and blue (RGB) sub-frames of a display time sequentially. Visual color mixing will yield a full color display if the frame rate is fast enough. The RGB sub-frames can be achieved by using independently controlled RGB LED backlight. By controlling the gray-level of sub-frames, a full color display can be obtained, with a color saturation which is usually better than color filter (CF) type displays.

The sub-frame rate of FSC-LCD should be three times as fast as a conventional CF LCD, assuming the same frame rate. However, in order to reduce color breakup artifacts, even higher sub-frame rate should be employed. The principle of the driving for FSC-LCD is shown in Fig. 2(b). For a QVGA display with 90 Hz frame rate, one frame should have a duration of approximately 1.1 ms. The duration of each sub-frame is therefore only 3.7 ms. Assuming a fast response time for the LCD of 1.7 ms and the minimum LED illumination duty cycle of 30%, only around 1 ms is left for data loading, as shown in Fig. 2(b). For a color-filter LCD with the same resolution, the data loading, LCD response and LED illumination can occur at the same time, as shown in Fig. 2(a). That means the loading time for FSC-LCD is one tenth of that for color filter LCD assuming the same resolution. Thus fast data loading is a key issue for FSC-LCD. That is the main theme of this paper.

B. Design of the TFT

First we analyze what is required of the pixel TFT in AM FSC-LCD. With \( V_D \) representing the voltage on the data line, the voltage level on the pixel as a function of time \( t \) is approximately described by the following equations:

\[
V_{\text{write}} = V_D \left(1 - e^{-\frac{t}{\tau_{\text{on}}}}\right); \quad \tau_{\text{on}} = R_{\text{on}} C_s (1)
\]

when selected, and

\[
V_{\text{hold}} = V_D e^{-\frac{t}{\tau_{\text{off}}}}; \quad \tau_{\text{off}} = R_{\text{off}} C_s. (2)
\]

when not selected.

\( R_{\text{on}} \) and \( R_{\text{off}} \) are the resistance of the pixel TFT at the “on” and “off” states, respectively. \( V_{\text{write}} \) and \( V_{\text{hold}} \) are the voltage on the pixel electrode during charging process and holding process. When writing images to the LC, it is required that

\[
V_{\text{write}} > 0.99 V_D \Rightarrow T_{\text{writing}} > 4.6 \tau_{\text{on}}. (3)
\]

In the images holding process, it is required that

\[
V_{\text{hold}} > 0.95 V_D \Rightarrow T_{\text{holding}} < \frac{\tau_{\text{off}}}{19.5}. (4)
\]

Therefore

\[
\tau_{\text{on}} \asymp \frac{T_{\text{writing}}}{4.6} \Rightarrow R_{\text{on}} \asymp \frac{4.6}{T_{\text{writing}}} C_s (5)
\]

\[
\tau_{\text{off}} \gg 19.5 T_{\text{holding}} \Rightarrow R_{\text{off}} \gg \frac{19.5}{T_{\text{holding}}} C_s. (6)
\]

where \( T_{\text{writing}} \) is the time of writing the image and \( T_{\text{holding}} \) is the time of holding the image, this is a typical frame period in display standard. In the AM FSC-LCD display, \( C_s \) is \( \sim 1.0 \) pF in the present design. As mentioned before, the time limit for each sub-frame is only 3.7 ms. So the holding time is 3.7 ms, \( R_{\text{off}} \) must be \( R_{\text{off}} > 19.5 T_{\text{holding}} / C_s = 7.2 \times 10^4 \) Ω.

The FSC-LCD should be driven three times as fast as a conventional LCD assuming the same frame rate. The time for data loading for one frame is only about 1 ms, so it requires much smaller \( R_{\text{on}} \) than the conventional LCD. For the address TFT, it works in the linear region, the drain current \( (I_d) \) is given by

\[
I_d = \mu_{FE} \frac{\varepsilon_0}{t_{\text{ox}}} \times \frac{W}{L} \times (V_{gs} - V_T) \times V_D (7)
\]

\[
\Rightarrow R_{\text{on}} = \frac{V_D}{I_{ls}} = \frac{t_{\text{ox}} L}{\mu_{FE} \varepsilon_0 W (V_{gs} - V_T)} (8)
\]

where \( \mu_{FE} \) is the field-effect mobility, \( \varepsilon_0 \) is the dielectric constant of gate oxide, \( W \) and \( L \) are the effective width and length of the TFT, \( V_{gs} \) is the applied gate to source voltage and \( V_T \) is the threshold voltage. Combine with the (5), the ratio of width to length (W/L) of TFT can be written as

\[
W \gg \frac{4.6 \times C_s t_{\text{ox}}}{\mu_{FE} \varepsilon_0 (V_{gs} - V_T) \times T_{\text{writing}}}. (9)
\]

Here, we assume at “on” state, \( V_{gs} \) of the TFT is 15 V and \( C_s = 1.0 \) pF. With the parameters of the a-Si:H TFT and Poly-Si TFT listed in Table I, the required ratio of channel width \( W \) to length \( L \) of the TFT can be derived with (9), as listed.
TABLE I
TYPICAL PARAMETERS OF POLY-Si TFT AND a-Si:H TFT

<table>
<thead>
<tr>
<th></th>
<th>(\mu_{\text{Max}}) (cm²/Vs)</th>
<th>(\mu_{\text{Min}}) (cm²/Vs)</th>
<th>Gate Insulator</th>
<th>(T_{\text{ox}}) (nm)</th>
<th>(\varepsilon)</th>
</tr>
</thead>
<tbody>
<tr>
<td>a-Si:H TFT</td>
<td>0.8</td>
<td>0.4</td>
<td>SiNx</td>
<td>300</td>
<td>7.0</td>
</tr>
<tr>
<td>Poly-Si TFT</td>
<td>60</td>
<td>30</td>
<td>LTO</td>
<td>50</td>
<td>4.0</td>
</tr>
</tbody>
</table>

TABLE II
RATIO OF WIDTH TO LENGTH OF ADDRESSING TFT

<table>
<thead>
<tr>
<th>Resolution</th>
<th>Rows (lines)</th>
<th>(T_{\text{writing}}) ((\mu)s)</th>
<th>W/L (a-Si:H TFT)</th>
<th>W/L (Poly-Si TFT)</th>
</tr>
</thead>
<tbody>
<tr>
<td>QVGA</td>
<td>240</td>
<td>4.0</td>
<td>14</td>
<td>0.06 (0.5 or 1)</td>
</tr>
<tr>
<td>VGA</td>
<td>480</td>
<td>2.0</td>
<td>28</td>
<td>0.12 (0.5 or 1)</td>
</tr>
<tr>
<td>XGA</td>
<td>768</td>
<td>1.3</td>
<td>47</td>
<td>0.24 (0.5 or 1)</td>
</tr>
<tr>
<td>SXGA</td>
<td>1024</td>
<td>0.9</td>
<td>60</td>
<td>0.3 (0.5 or 1)</td>
</tr>
</tbody>
</table>

in Table II. For a QVGA display with 90 Hz frame rate, the writing time is 4 \(\mu\)s for every pixel. The ratio of \(W/L\) of a-Si:H TFT requires at least 14. At the same time, the ratio of \(W/L\) of Poly-Si TFT requires only 0.06. It means for the 5 \(\mu\)m process, the width of the TFT channel is 70 \(\mu\)m for a-Si:H TFT and 0.3 \(\mu\)m for poly-Si TFT theoretically. For higher resolution display, the writing time for every pixel decreases, so the TFT with larger \(W/L\) ratio is required. Taking SXGA display for example, the limited writing time is only 0.9 \(\mu\)s. The channel width of a-Si:H TFT requires at least 300 \(\mu\)m based on 5 \(\mu\)m process that is totally impossible for high definition display. Compared to a-Si:H TFT, higher aperture ratio (AR) can be reached using poly-Si TFT due to the higher field effect mobility.

Here, assuming the pixel size is fixed at 200 \(\mu\)m \(\times\) 200 \(\mu\)m, the width of both scan line and data line is 12 \(\mu\)m. The minimum space at same layer is 5 \(\mu\)m, and the minimum space for different layer is 2 \(\mu\)m. Normally, the gate length of TFT is 5 \(\mu\)m or 10 \(\mu\)m in LCD display. Based on these process parameters the typical layout for a pixel, which has only one TFT, the ratio of \(W/L\) of TFT for different resolution employing a-Si:H TFT and poly-Si TFT are listed in Table II. As we know, for reality, the photolithography process is unable to provide a line width or length smaller than the technology feature \((2\lambda = 5 \mu)m\), which means the \(W\) and \(L\) of TFT could not be smaller than \(2\lambda\). For example, if \(L = 5 \mu\)m, \(W\) of TFT has to be larger than 5 \(\mu\)m, which means \(W/L\) must be equal or larger than 1. If \(L = 10 \mu\)m, \(W\) of TFT has to be larger than 5 \(\mu\)m, which means \(W/L\) must be equal or larger than 0.5. So, in Table II, for poly-Si TFT, all the \(W/L\) of TFT was set to 0.5 and 1 for aperture ratio (AR) calculation for \(L = 5 \mu\)m and \(L = 10 \mu\)m respectively.

Fig. 3 shows the AR as a function of the number of scan lines using a-Si:H TFT and poly-Si TFT. Based on 5 and 10 \(\mu\)m process, respectively.

III. POLY-Si TECHNOLOGY

A. Poly-Si TFT Introduction

Low temperature crystallization of amorphous silicon (a-Si) thin film has attracted considerable attention because of its potential applications to large area electronics on inexpensive glass substrates and its high mobility. TFTs, built on metal-induced lateral crystallized (MILC) polycrystalline silicon (poly-Si), have shown high carrier mobility and good device uniformity. They can be used to realize active-matrices for flat-panel display and image sensor applications [15].

However, traditional MILC-TFTs [16] have problems of subsequent mask misalignment induced by glass substrate shrinking during the crystallization process. Additionally, residual nickel in the poly-Si channel affects the long term stability of the TFTs.

There have been several attempts to reduce the Ni content in MIB based TFT. Giant grain silicon (GGS) has been obtained by Ni-mediated crystallization of a-Si with a silicon-nitride (SiNx) cap layer [17] or using solution based metal-induced crystallization (SMIC) [18]. The problem of subsequent mask misalignment induced by glass substrate shrinking can be solved with these technology, but the random distribution of crystalline nuclei leads to longer annealing time, which is not acceptable for large area glass substrate.

A new implementation scheme which can reduce residual nickel in poly-Si as well as annealing time is proposed and demonstrated. The nickel content and distribution in crystallized continuous zonal domain (CZD) polycrystalline Si film are analyzed by time of flight Secondary Ion Mass Spectrometry (ToF-SIMS). P-channel TFTs built on this CZD poly-Si exhibit high performance and high uniformity.

B. CZD Material Formation and Analysis

1) CZD Material Formation: The fabrication process began with the deposition of 300-nm silicon oxide (SiO\(_2\)) using plasma-enhanced chemical vapor deposition (PECVD) on Eagle 2000 glass substrate. Then 45 nm a-Si was deposited by low-pressure chemical vapor deposition (LPCVD) at 550 °C. Subsequently, a SiO\(_2\) nano-cover layer was formed on the surface of a-Si. After that, a layer of photosist (PR)
Fig. 4. Cross section of the CZD structure.

was spin-coated on surface and it was defined as uniformly distributed lines in width of 1.5 μm and space of 30 μm from the neighboring lines. The length of the line is equal to the width of the substrate. The SiO₂ nano-cover layer was etched using 777 etchant with PR as a mask. After etching, the PR was removed by a mixed solution of H₂SO₄ and H₂O₂ at 120°C. At the same time a ~2-nm layer chemical oxide was formed on a-Si surface where SiO₂ nano-cover layer was removed by 777. Then an ultra-thin layer of nickel was sputtered on the surface of this structure. The schematic of the CZD structure was shown in Fig. 4. After annealing at 590°C for 1 hour the a-Si was fully crystallized. The width of the zonal domains was half of the distance between two neighboring crystalline nucleation lines (CNL), and the length of the zonal domains was the same as the width of the substrate, which can be tens of centimeters to several meters.

2) Comparison With GGS Poly-Si: The metal-induced poly-Si films composed of CZD in exactly same width can be obtained through pre-defining CNL on a nano-layer of silicon dioxide. After the crystallization process, the entire poly-Si film can be the active layer of high performance TFTs, so the impact of glass substrate shrinking on subsequent alignment process is eliminated. All CZDs have exactly the same width and length so that the crystallization process is strictly controllable and the annealing time is shorter than one hour at 590°C. Fig. 5 shows the optical microscopy images of poly-Si films after one hour annealing at 590°C in nitrogen (N₂) atmosphere using GGS and CZD technology respectively. The films are etched by tetra-methyl ammonium hydroxide (TMAH) for better inspection. As shown in Fig. 5 the CZD film has been fully crystallized and the GGS film still has a lot of areas not crystallized. Fig. 6 shows the average crystallization fraction over large area substrate of the film employing GGS and CZD technology as a function of the annealing time at 590°C. 100% crystallization fraction can be obtained using CZD technology at 60 min, while that is just about 50% for the GGS technology.

3) Comparison With MILC Poly-Si: To compare the residual nickel concentration in CZD and metal induced lateral crystallization (MILC) poly-Si films after the crystallization process, the Ni content and distribution in CZD and MILC poly-Si films were measured by time of flight Secondary Ion Mass Spectrometry (ToF-SIMS). The nickel content in CZD film is two orders of magnitude lower than that in MILC film [Fig. 7(a)]. Fig. 7(b) and (c) show the two-dimensional (2D) distribution of Ni in MILC and CZD poly-Si films, respectively. Nickel and/or nickel silicide are denoted as bright dots in the 2D images. In 2D image of MILC poly-Si film [Fig. 7(b)], the bright columns on both sides are MIC regions and the dim line in the middle is the intersection of two MILC regions. It reveals that the nickel content is a little higher at the intersection and much higher in the MIC regions.

In the 2D image of CZD poly-Si film [Fig. 7(c)], similar to the MIC region of MILC films, a higher Ni concentration is distributed at the crystalline nuclei lines region (CNL). But the ratio of MIC region to MILC region in MILC films was much higher than that of CNL region to lateral region in CZD films. It means that there is no area on the CZD poly-Si which contains a very high concentration of Ni. The entire poly-Si film is available for the active layer in TFT. So it means that the CZD poly-Si films have lower Ni concentration and higher uniformity.

IV. ACTIVE MATRIX FABRICATION AND RESULTS

A. Fabrication for Active Matrix

The CZD poly-Si film was patterned into active islands by wet etching with Freckle etchant. 50 nm low temperature oxide (LTO) was subsequently deposited by LPCVD at 425°C as the gate insulator. Following defining gate electrodes and the scan line, boron at a dose of 4 × 10¹⁵/cm² was implanted into the source and drain. A 600-nm PECVD oxide as isolation layer was deposited and contact holes were opened. Subsequently, 700-nm aluminum-1%Si was sputtered and patterned to form the inter-connections. Contact sintering was then performed in

Fig. 5. Optical microscopy images of amorphous silicon film after one hour annealing at 590°C in N₂ atmosphere employing (a) GGS technology and (b) CZD technology.

Fig. 6. The average crystallization fraction over large area using CZD and GGS technology versus the annealing time at 590°C.

Authorized licensed use limited to: Hong Kong University of Science and Technology. Downloaded on April 29,2010 at 02:52:03 UTC from IEEE Xplore. Restrictions apply.
forming gas at 420°C for 30 min and the dopants were activated at the same time. The pixel electrode indium thin oxide (ITO) was patterned by lift-off process. Finally the black matrix was defined to reduce the reflection of Al electrode. The panel was the ready for LCD integration.

W/L of our TFT is 24 μm/5 μm × 2, which is different from the calculation results of 5 μm/5 μm. 2 separate gates structure is used to reduce the leakage current of CZD poly-Si TFT. A larger W/L was used to increase the “on” state current and reduce the writing time for every pixel, on the premise of not decreasing the aperture ratio of display panel by 1% based on the pixel structure mentioned before.

Electrical characteristics of CZD poly-Si TFTs were measured with HP4156 semiconductor parameter analyzer. Transfer characteristic curves and their field-effect mobility (μ_FE) of TFTs are shown in Fig. 8. The threshold voltage (V_th) is defined as the V_d required to induce an I_d = W/L × 10^{-7} A at V_ds = -5 V. The field-effect mobility (μ_FE) at low drain voltage is given by

$$\mu_{FE} = \frac{I_{gm}}{W/C_{ox}V_{ds}}$$

where W and L are the effective channel width and length, g_{mn} is the transconductance, C_{ox} is the gate insulator capacitance per unit area, V_{ds} is the voltage between drain and source. The reported field-effect mobility is the maximum value measured.

The p-channel CZD poly-Si TFTs exhibited a maximum field effect mobility (μ_FE) of 65 cm²/V·s. The subthreshold swing (S) was 0.56 V/dec and the threshold voltage (V_th) was -3.6 V. The on state current and off state current of the TFTs are 7.36 × 10^{-10} A and 4.1 × 10^{-11} A respectively. The ratio of on-state to off-state drain current is 2.6 × 10². These are typical numbers from our experiment. Compared to literature values, they are quite good.

This active matrix backplane was used to fabricate an LCD. As mentioned before, the LCD mode has to be very fast for FSC applications. A transient mode based on optical rebounce was employed [19]. This mode has previously been used for making a passively driven FSC display. It relies on the optical bounce which is a transient effect [20]. Thus it overcomes the difficult requirement of having to use a very fast LCD mode. Details
of the operation and principle of this LCD has been discussed before [20]. Essentially it is noted that with a sub-frame time of only 3.7 ms (sub-frame frequency is 90 × 3 Hz), it is very difficult to have a transition from one stable LC alignment to another LC alignment. However, the transient can occur very fast. All the grey level can be obtained within 1.8 ms when LC cell gap is 5 μm. The driving voltage is also very low <4 V. Since in FSC, the LED is on for a very short time (1 ms) it is in fact not necessary for the LC alignment to be a stable state. A transient state works perfectly. Fig. 9 shows the representative image from this 3-in QVGA active matrix FSC-LCD.

V. CONCLUSION

In this paper, we presented data and design criteria for a 3-in QVGA active matrix backplane for FSC-LCD. It was noted that in order for fast data loading, LTPS TFT is needed. The fabrication of this backplane using the technology of metal-induced CZD poly-Si TFTs was presented. The display realizes good colors in a video display. A prototype FSC LCD was constructed using a transient LCD mode. It worked well showing vivid colors in a field sequential manner.

ACKNOWLEDGMENT

The authors thank C. Li and Y.-W. Li for fabricating the LC cell and H.-C. Chan for designing the driver board.

REFERENCES


Shuyun Zhao was born in Hebei Province, China, in 1981. She received the M. S. degree in micro-electronics and solid state-electronics, Nankai University, China, in 2006. She is currently working toward the PhD degree in the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology. She is working on the development of low temperature polycrystalline silicon technology for display applications.

Zhiguang Meng was born in March, 1962 in Tianjin, China. Present he is a professor of Institute of Photo Electronic Thin Film Device and Technology, College of Information Technical Science, Nankai University. He obtained his BS degree in Physics in 1985 from Nankai University in Tianjin, China and obtained his PhD degree in the Hong Kong University of Science and Technology, Hong Kong, in 2002. He stayed at the University and conducted research on the development of large area amorphous silicon solar cells and amorphous silicon thin film transistor matrix displays. Now he is working on the development of metal-induced crystallized polycrystalline silicon technology for system-on-panel applications. He has published over 50 journal and conference papers.

Man Wong (M’84–SM’00) was born in Beijing, China. He received the B.S. and M.S. degrees in electrical engineering from Massachusetts Institute of Technology, Cambridge, in 1982 and 1984, respectively, and the Ph.D. degree, also in electrical engineering, from the Center for Integrated Systems, Stanford University, Palo Alto, CA, where he worked on tungsten gate MOS technology. He then joined the Semiconductor Process and Design Center of Texas Instruments, Dallas, TX, and engaged in the modeling and development of IC metallization systems and dry-vapor cleaning processes. In 1992, he joined the faculty of the Department of Electrical and Electronic Engineering at the Hong Kong University of Science and Technology, Hong Kong. In 2003, he was appointed an Honorary Guest Professor of Nankai University, Tianjin, China. His current research interests include micro-fabrication technology, device structure and material, thin-film transistor, organic light-emitting diode (OLED), display technology, and integrated microsystems. Dr. Wong is a member of Tau Beta Pi,Eta Kappa Nu, and Sigma Xi.
Hoi-Sing Kwok (M’78–SM’84–F’05) received the Ph.D. degree in applied physics from Harvard University, Cambridge, MA, in 1978.

In 1985, he joined the State University of New York at Buffalo as an Assistant Professor in the Department of Electrical and Computer Engineering, and was promoted to the rank of Full Professor in 1985. Since December 1992, he has been with the Hong Kong University of Science and Technology, Hong Kong, in 1992, and is currently Director of the Center for Display Research. He has over 250 refereed publications and holds over ten patents in optics and LCD technologies.

Dr. Kwok was awarded the U.S. Presidential Young Investigator Award in 1984 and is a Fellow of the Optical Society of America and the Society for Information Display. He is currently Chairman of the Society of Information Display Hong Kong Chapter.